unlockable/MipsPipelineProcessor
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Remove unused mem forward

Browse Source
This commit is contained in:
un-lock-able
2024-07-11 15:33:08 +08:00
parent dc54499ab7
commit cd649097aa
3 changed files with 1 additions and 15 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
PipelineProcessor.srcs/sources_1/new/CPU.v
View File

@@ -177,7 +177,6 @@ module CPU (
.prev_ALU_result(EX_ALU_result), .prev_ALU_result(EX_ALU_result),
.prev_memory_write_data(EX_memory_write_data), .prev_memory_write_data(EX_memory_write_data),
.prev_register_write_destination(EX_register_write_destination), .prev_register_write_destination(EX_register_write_destination),
.WB_forwarded_data(WB_register_write_data),
.register_write(MEM_register_write), .register_write(MEM_register_write),
.WB_source(MEM_WB_source), .WB_source(MEM_WB_source),
.memory_read_data(MEM_memory_read_data), .memory_read_data(MEM_memory_read_data),
@@ -203,7 +202,7 @@ module CPU (
.register_write_addr(WB_register_write_address) .register_write_addr(WB_register_write_address)
); );
DataMemory #(.START_ADDRESS(32'h40000000)) data_memory ( DataMemory #(.START_ADDRESS(32'h40000000), .MEM_SIZE_IN_WORD(512)) data_memory (
.clk(clk), .clk(clk),
.reset(reset), .reset(reset),
.address(MEM_data_memory_address), .address(MEM_data_memory_address),

2
PipelineProcessor.srcs/sources_1/new/MemoryAccess.v
View File

@@ -9,8 +9,6 @@ module MemoryAccess (
input [31:0] prev_ALU_result, input [31:0] prev_ALU_result,
input [31:0] prev_memory_write_data, input [31:0] prev_memory_write_data,
input [4:0] prev_register_write_destination, input [4:0] prev_register_write_destination,
// From WB
input [31:0] WB_forwarded_data,
// To next stage // To next stage
output register_write, output register_write,
output WB_source, output WB_source,

11
PipelineProcessor.srcs/sources_1/new/MemoryForward.v
View File

@@ -1,11 +0,0 @@
`timescale 1ns / 1ps
module MemoryForward (
input WB_register_write,
input [4:0] WB_register_write_address,
input [4:0] MEM_rt_address,
output MEM_write_data_source
);
assign MEM_write_data_source = (WB_register_write == 1'b1) ?
((MEM_rt_address != 5'b00000 && WB_register_write_address == MEM_rt_address) ? 1 : 0) : 0;
endmodule