unlockable/MipsPipelineProcessor
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
00ba02eb5751405500106036bc6958486e7f2a0a
MipsPipelineProcessor/PipelineProcessor.runs/impl_1/CPU_control_sets_placed.rpt
un-lock-able 00ba02eb57 Successful sort!
2024-07-12 21:09:36 +08:00

626 lines
95 KiB
Plaintext
Raw Blame History

Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date : Fri Jul 12 21:06:00 2024
| Host : Viviana running 64-bit major release (build 9200)
| Command : report_control_sets -verbose -file CPU_control_sets_placed.rpt
| Design : CPU
| Device : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------
Control Set Information
Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information
1. Summary
----------
+----------------------------------------------------------+-------+
| Status | Count |
+----------------------------------------------------------+-------+
| Total control sets | 547 |
| Minimum number of control sets | 547 |
| Addition due to synthesis replication | 0 |
| Addition due to physical synthesis replication | 0 |
| Unused register locations in slices containing registers | 14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions
2. Histogram
------------
+--------------------+-------+
| Fanout | Count |
+--------------------+-------+
| Total control sets | 547 |
| >= 0 to < 4 | 0 |
| >= 4 to < 6 | 0 |
| >= 6 to < 8 | 0 |
| >= 8 to < 10 | 0 |
| >= 10 to < 12 | 0 |
| >= 12 to < 14 | 0 |
| >= 14 to < 16 | 0 |
| >= 16 | 547 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design
3. Flip-Flop Distribution
-------------------------
+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No | No | No | 0 | 0 |
| No | No | Yes | 0 | 0 |
| No | Yes | No | 710 | 237 |
| Yes | No | No | 0 | 0 |
| Yes | No | Yes | 0 | 0 |
| Yes | Yes | No | 17420 | 7064 |
+--------------+-----------------------+------------------------+-----------------+--------------+
4. Detailed Control Set Information
-----------------------------------
+--------------------+------------------------------------------------------------+-----------------------------------+------------------+----------------+--------------+
| Clock Signal | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+------------------------------------------------------------+-----------------------------------+------------------+----------------+--------------+
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__15_4[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | write_back/WB_register_write_destination_reg[3]_3[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | write_back/WB_register_write_destination_reg[1]_3[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | instruction_decode/E[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | instruction_decode/register_file/registers[23][31]_i_1_n_0 | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | instruction_decode/register_file/registers[11][31]_i_1_n_0 | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | instruction_decode/register_file/registers[18][31]_i_1_n_0 | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | instruction_decode/register_file/registers[19][31]_i_1_n_0 | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | instruction_decode/register_file/registers[2][31]_i_1_n_0 | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | instruction_decode/register_file/registers[17][31]_i_1_n_0 | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | instruction_decode/register_file/registers[21][31]_i_1_n_0 | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | instruction_decode/register_file/registers[30][31]_i_1_n_0 | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | instruction_decode/register_file/registers[4][31]_i_1_n_0 | data_memory/reset | 18 | 32 | 1.78 |
| pll/inst/clk_out1 | instruction_decode/register_file/registers[28][31]_i_1_n_0 | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | instruction_decode/register_file/registers[3][31]_i_1_n_0 | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | instruction_decode/register_file/registers[16][31]_i_1_n_0 | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | instruction_decode/register_file/registers[12][31]_i_1_n_0 | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | instruction_decode/register_file/p_0_in | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | instruction_decode/register_file/registers[13][31]_i_1_n_0 | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | instruction_decode/register_file/registers[22][31]_i_1_n_0 | data_memory/reset | 19 | 32 | 1.68 |
| pll/inst/clk_out1 | instruction_decode/register_file/registers[25][31]_i_1_n_0 | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | instruction_decode/register_file/registers[31][31]_i_1_n_0 | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | instruction_decode/register_file/registers[5][31]_i_1_n_0 | data_memory/reset | 20 | 32 | 1.60 |
| pll/inst/clk_out1 | instruction_decode/register_file/registers[27][31]_i_1_n_0 | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | instruction_decode/register_file/registers[10][31]_i_1_n_0 | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | instruction_decode/register_file/registers[14][31]_i_1_n_0 | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | instruction_decode/register_file/registers[26][31]_i_1_n_0 | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | instruction_decode/register_file/registers[29][31]_i_1_n_0 | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | instruction_decode/register_file/registers[7][31]_i_1_n_0 | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | instruction_decode/register_file/registers[24][31]_i_1_n_0 | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | instruction_decode/register_file/registers[8][31]_i_1_n_0 | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | instruction_decode/register_file/registers[9][31]_i_1_n_0 | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[10]_0[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__11_1[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/E[0] | data_memory/reset | 9 | 32 | 3.56 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[10]_1[0] | data_memory/reset | 9 | 32 | 3.56 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[30]_0[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[30]_rep_10[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__19_1[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__20_0[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__24_2[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[30]_rep_11[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[30]_rep_5[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[30]_rep__0_0[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[30]_rep__0_13[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[30]_rep__0_15[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__15_5[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__24_5[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__20_2[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__19_2[0] | data_memory/reset | 19 | 32 | 1.68 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__20_4[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__11_2[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__15_2[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__22_1[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__22_3[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__15_3[0] | data_memory/reset | 9 | 32 | 3.56 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__16_3[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__22_4[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__23_2[0] | data_memory/reset | 9 | 32 | 3.56 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__17_1[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__25_2[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__21_2[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__25_0[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__26_1[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[30]_rep_0[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[30]_rep_13[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[30]_rep_2[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__21_0[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__25_1[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__24_6[0] | data_memory/reset | 8 | 32 | 4.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__9_0[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[30]_rep_3[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[30]_rep__0_1[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__24_0[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[30]_rep_1[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[30]_rep_7[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[30]_rep_8[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[30]_rep__0_12[0] | data_memory/reset | 20 | 32 | 1.60 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__12_2[0] | data_memory/reset | 9 | 32 | 3.56 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__13_2[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[30]_rep__0_10[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[30]_rep__0_11[0] | data_memory/reset | 18 | 32 | 1.78 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[30]_rep__0_14[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__20_3[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__24_4[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[30]_rep_12[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__22_2[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__16_0[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__14_1[0] | data_memory/reset | 9 | 32 | 3.56 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__13_1[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__16_2[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__20_5[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__25_3[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[30]_rep_4[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[30]_rep_6[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__12_1[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__15_0[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__23_0[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[2]_rep__24_3[0] | data_memory/reset | 8 | 32 | 4.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[30]_rep_9[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__19_2[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[30]_rep__0_4[0] | data_memory/reset | 9 | 32 | 3.56 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__11_1[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__14_2[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__15_0[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__17_1[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__21_4[0] | data_memory/reset | 18 | 32 | 1.78 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__29_1[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__19_4[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__31_2[0] | data_memory/reset | 7 | 32 | 4.57 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__21_1[0] | data_memory/reset | 17 | 32 | 1.88 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__20_2[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__13_1[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__14_5[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__15_2[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[30]_rep__0_2[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[30]_rep__0_5[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__20_4[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__20_1[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__23_3[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[30]_rep__0_8[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[30]_rep__0_9[0] | data_memory/reset | 17 | 32 | 1.88 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__10_3[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__12_1[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__12_3[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__25_3[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__28_1[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__17_2[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__19_1[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__19_3[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__28_3[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__16_2[0] | data_memory/reset | 9 | 32 | 3.56 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[30]_rep__0_7[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__21_5[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__23_4[0] | data_memory/reset | 9 | 32 | 3.56 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__14_4[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | write_back/WB_register_write_reg_1[0] | data_memory/reset | 18 | 32 | 1.78 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__14_3[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__22_1[0] | data_memory/reset | 9 | 32 | 3.56 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[30]_rep__0_16[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__17_3[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__18_0[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__23_2[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__20_5[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__12_2[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__20_3[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__11_3[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__16_0[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__25_2[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__10_4[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__11_2[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__14_1[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__21_3[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__21_2[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__23_1[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__10_2[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__26_1[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__10_1[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__16_3[0] | data_memory/reset | 9 | 32 | 3.56 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[30]_rep__0_6[0] | data_memory/reset | 17 | 32 | 1.88 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__27_1[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__28_2[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__31_1[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[30]_rep__0_3[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[5]_rep__6_13[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[4]_rep__30_25[0] | data_memory/reset | 9 | 32 | 3.56 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[4]_rep__30_4[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[4]_rep__30_22[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[4]_rep__30_5[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[5]_rep__6_0[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[5]_rep__6_3[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[5]_rep__6_4[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[5]_rep__6_7[0] | data_memory/reset | 20 | 32 | 1.60 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__0_0[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[4]_rep__30_8[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[4]_rep__30_10[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[4]_rep__30_30[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__9_1[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[5]_rep__6_10[0] | data_memory/reset | 18 | 32 | 1.78 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[5]_rep__6_12[0] | data_memory/reset | 9 | 32 | 3.56 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__0_1[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__0_10[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[5]_rep__6_9[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__0_11[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[4]_rep__30_28[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[4]_rep__30_23[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[4]_rep__30_7[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__0_12[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[4]_rep__30_3[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[4]_rep__30_18[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__0_13[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__0_14[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[5]_rep__6_8[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[4]_rep__30_17[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__0_16[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__0_17[0] | data_memory/reset | 9 | 32 | 3.56 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[5]_rep__6_5[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__0_15[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__0_19[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[4]_rep__30_11[0] | data_memory/reset | 8 | 32 | 4.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__0_2[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__0_20[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[4]_rep__30_12[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[5]_rep__6_1[0] | data_memory/reset | 9 | 32 | 3.56 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[4]_rep__30_6[0] | data_memory/reset | 17 | 32 | 1.88 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[5]_rep__6_6[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__0_18[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[4]_rep__30_13[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[4]_rep__30_1[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[4]_rep__30_20[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[4]_rep__30_2[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[4]_rep__30_27[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[4]_rep__30_15[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[4]_rep__30_24[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[4]_rep__30_26[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[4]_rep__30_29[0] | data_memory/reset | 17 | 32 | 1.88 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[4]_rep__30_14[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[4]_rep__30_21[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__9_2[0] | data_memory/reset | 8 | 32 | 4.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[4]_rep__30_31[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[5]_rep__6_11[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[4]_rep__30_0[0] | data_memory/reset | 9 | 32 | 3.56 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[4]_rep__30_16[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[3]_rep__9_0[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[4]_rep__30_9[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[5]_rep__6_14[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[4]_rep__30_19[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[5]_rep__6_2[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_24[0] | data_memory/reset | 18 | 32 | 1.78 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_17[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__0_22[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__0_0[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_4[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__0_12[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__0_11[0] | data_memory/reset | 9 | 32 | 3.56 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__0_13[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__0_14[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_36[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__0_8[0] | data_memory/reset | 8 | 32 | 4.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_33[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_1[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_11[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_12[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_14[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_22[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_25[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_3[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_35[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_2[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__0_4[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_5[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_29[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_6[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_38[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__0_1[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__0_10[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__0_3[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__0_15[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_37[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__0_5[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_7[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__0_16[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_32[0] | data_memory/reset | 19 | 32 | 1.68 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__0_17[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__0_18[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_8[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__0_19[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__0_2[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_34[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__0_20[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_27[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__0_21[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_20[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__0_6[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__0_7[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__0_24[0] | data_memory/reset | 17 | 32 | 1.88 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__0_23[0] | data_memory/reset | 19 | 32 | 1.68 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_18[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_19[0] | data_memory/reset | 9 | 32 | 3.56 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_21[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_0[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_23[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_15[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_26[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_28[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__0_9[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_16[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_13[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_30[0] | data_memory/reset | 17 | 32 | 1.88 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_9[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_31[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[6]_rep__1_10[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_10[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_11[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__1_33[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__0_26[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__0_3[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__0_35[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__1_29[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_0[0] | data_memory/reset | 17 | 32 | 1.88 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__0_25[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__0_24[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__0_32[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__0_7[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__1_11[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__0_29[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__0_30[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__1_15[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__1_16[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__1_19[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__1_20[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__1_12[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__1_18[0] | data_memory/reset | 17 | 32 | 1.88 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__1_26[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__0_9[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__1_27[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__1_24[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__1_0[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__1_30[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__1_31[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__0_21[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__1_4[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__1_7[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__1_9[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__0_36[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__1_21[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__1_22[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__0_28[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__0_8[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__0_27[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__0_4[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__1_28[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__1_17[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__1_2[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__1_32[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__0_31[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__1_1[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__1_13[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__1_14[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__1_23[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__1_3[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__0_34[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__1_35[0] | data_memory/reset | 18 | 32 | 1.78 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__0_5[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__1_36[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__0_33[0] | data_memory/reset | 18 | 32 | 1.78 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__0_6[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__1_25[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__1_5[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__1_6[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__0_22[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__1_8[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__1_10[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__1_34[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_1[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[7]_rep__0_23[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_6[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_64[0] | data_memory/reset | 19 | 32 | 1.68 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_18[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_13[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_19[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_14[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_23[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_27[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_3[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_30[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_21[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_29[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_33[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_35[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_39[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_40[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_43[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_46[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_25[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_37[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_47[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_20[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_32[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_48[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_49[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_5[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_50[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_51[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_24[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_36[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_54[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_57[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_44[0] | data_memory/reset | 17 | 32 | 1.88 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_22[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_58[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_60[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_63[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_66[0] | data_memory/reset | 18 | 32 | 1.78 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_45[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_61[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_2[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_31[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_55[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_28[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_16[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_4[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_7[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_8[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_62[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_42[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_9[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[9]_0[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_53[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_12[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_17[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_41[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_56[0] | data_memory/reset | 9 | 32 | 3.56 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_59[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_15[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_65[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_34[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_26[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_38[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[8]_rep_52[0] | data_memory/reset | 17 | 32 | 1.88 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[9]_7[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[9]_3[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[9]_4[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[9]_5[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[9]_9[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[9]_8[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[9]_6[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[9]_1[0] | data_memory/reset | 20 | 32 | 1.60 |
| pll/inst/clk_out1 | memory_access/MEM_ALU_result_reg[9]_2[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep_35[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_12[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep_11[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep_23[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep_24[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep_29[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep_32[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep_36[0] | data_memory/reset | 18 | 32 | 1.78 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep_18[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep_27[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_4[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_8[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep_30[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep_34[0] | data_memory/reset | 9 | 32 | 3.56 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep_4[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_0[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep_14[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep_26[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_7[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep_5[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep_2[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep_7[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_11[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep_13[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep_9[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_1[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep_15[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep_19[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_0[0] | data_memory/reset | 9 | 32 | 3.56 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep_1[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep_6[0] | data_memory/reset | 9 | 32 | 3.56 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep_8[0] | data_memory/reset | 9 | 32 | 3.56 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_10[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_3[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_13[0] | data_memory/reset | 18 | 32 | 1.78 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_5[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_1[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_10[0] | data_memory/reset | 17 | 32 | 1.88 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep_10[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep_12[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep_16[0] | data_memory/reset | 9 | 32 | 3.56 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep_17[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_6[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep_21[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_9[0] | data_memory/reset | 19 | 32 | 1.68 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep_22[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_2[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep_20[0] | data_memory/reset | 20 | 32 | 1.60 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep_25[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep_28[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep_31[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep_0[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep_33[0] | data_memory/reset | 19 | 32 | 1.68 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_27[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_5[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_22[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_30[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_4[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_40[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_45[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_51[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_18[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_35[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_11[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_20[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_16[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_24[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_26[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_28[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_43[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_47[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_49[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_54[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_56[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_2[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_14[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_42[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_58[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_13[0] | data_memory/reset | 10 | 32 | 3.20 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_17[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_55[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_59[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_6[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_60[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_12[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_31[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_61[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_52[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_36[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_62[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_63[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_23[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_32[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_41[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_46[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_8[0] | data_memory/reset | 8 | 32 | 4.00 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_57[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_38[0] | data_memory/reset | 14 | 32 | 2.29 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_25[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_48[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_3[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_7[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_15[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_33[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_29[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_34[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_39[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_50[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_53[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_19[0] | data_memory/reset | 13 | 32 | 2.46 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_37[0] | data_memory/reset | 16 | 32 | 2.00 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_21[0] | data_memory/reset | 12 | 32 | 2.67 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_44[0] | data_memory/reset | 15 | 32 | 2.13 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep__0_9[0] | data_memory/reset | 11 | 32 | 2.91 |
| pll/inst/clk_out1 | memory_access/MEM_memory_write_reg_rep_3[0] | data_memory/reset | 13 | 44 | 3.38 |
| pll/inst/clk_out1 | | instruction_decode/IFID_PC_plus_4 | 40 | 67 | 1.67 |
| pll/inst/clk_out1 | | instruction_decode/SR[0] | 53 | 160 | 3.02 |
| pll/inst/clk_out1 | | data_memory/reset | 144 | 483 | 3.35 |
+--------------------+------------------------------------------------------------+-----------------------------------+------------------+----------------+--------------+
Reference in New Issue View Git Blame Copy Permalink