21 lines
549 B
Verilog
21 lines
549 B
Verilog
`timescale 1ns / 1ps
|
|
|
|
module InstructionMemory (
|
|
input [31:0] address,
|
|
output reg [31:0] instruction
|
|
);
|
|
|
|
always @(*) begin
|
|
case (address[31:2])
|
|
20'd0: instruction <= 32'h20110001;
|
|
20'd1: instruction <= 32'h20120002;
|
|
20'd2: instruction <= 32'h02319820;
|
|
20'd3: instruction <= 32'h02719820;
|
|
20'd4: instruction <= 32'h20140003;
|
|
20'd5: instruction <= 32'h02729820;
|
|
default: instruction <= 32'h00000000;
|
|
endcase
|
|
end
|
|
|
|
endmodule
|