unlockable/MipsPipelineProcessor
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Pass jalr test

Browse Source
This commit is contained in:
un-lock-able
2024-07-11 01:27:32 +08:00
parent 6a0772225a
commit 2c2a755fd0
3 changed files with 15 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files

BIN
PipelineProcessor.sim/sim_1/behav/xsim/xsim.dir/test_cpu_behav/xsim.mem
View File

Binary file not shown.

23
PipelineProcessor.srcs/sources_1/new/InstructionMemory.v
View File

@@ -7,21 +7,26 @@ module InstructionMemory (
always @(*) begin always @(*) begin
case (address[31:2]) case (address[31:2])
20'd0: instruction <= 32'h20110001; // addi $s1, $zero, 1 20'd0: instruction <= 32'h20110002; // addi $s1, $zero, 2
20'd1: instruction <= 32'h00000000; 20'd1: instruction <= 32'h00000000;
20'd2: instruction <= 32'h00000000; 20'd2: instruction <= 32'h00000000;
20'd3: instruction <= 32'h00000000; 20'd3: instruction <= 32'h00000000;
20'd4: instruction <= 32'h00000000; 20'd4: instruction <= 32'h00000000;
20'd5: instruction <= 32'h0c000007; // jal func 20'd5: instruction <= 32'h20120050; // addi $s2, $zero, 0x50
// end: 20'd6: instruction <= 32'h00000000;
20'd6: instruction <= 32'h08000006; // j end 20'd7: instruction <= 32'h00000000;
// func:
20'd7: instruction <= 32'h20120002; // addi $s2, $zero, 2
20'd8: instruction <= 32'h00000000; 20'd8: instruction <= 32'h00000000;
20'd9: instruction <= 32'h00000000; 20'd9: instruction <= 32'h00000000;
20'd10: instruction <= 32'h00000000; 20'd10: instruction <= 32'h02408009; // jalr $s2, $s0
20'd11: instruction <= 32'h00000000; // end:
20'd12: instruction <= 32'h03e00008; // jr $ra 20'd11: instruction <= 32'h0800000b; // j end
// Note the address
20'd20: instruction <= 32'h20130003; // addi $s3, $zero, 3
20'd21: instruction <= 32'h00000000;
20'd22: instruction <= 32'h00000000;
20'd23: instruction <= 32'h00000000;
20'd24: instruction <= 32'h00000000;
20'd25: instruction <= 32'h02000008; // jr $s0
default: instruction <= 32'h00000000; default: instruction <= 32'h00000000;
endcase endcase
end end

2
PipelineProcessor.xpr
View File

@@ -60,7 +60,7 @@
<Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/> <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
<Option Name="EnableBDX" Val="FALSE"/> <Option Name="EnableBDX" Val="FALSE"/>
<Option Name="FeatureSet" Val="FeatureSet_Classic"/> <Option Name="FeatureSet" Val="FeatureSet_Classic"/>
<Option Name="WTXSimLaunchSim" Val="216"/> <Option Name="WTXSimLaunchSim" Val="218"/>
<Option Name="WTModelSimLaunchSim" Val="0"/> <Option Name="WTModelSimLaunchSim" Val="0"/>
<Option Name="WTQuestaLaunchSim" Val="0"/> <Option Name="WTQuestaLaunchSim" Val="0"/>
<Option Name="WTIesLaunchSim" Val="0"/> <Option Name="WTIesLaunchSim" Val="0"/>